Statistical Modeling with the Virtual Source MOSFET Model by Yu, Li et al.
Statistical Modeling With the Virtual Source
MOSFET Model
Li Yu, Lan Wei, Dimitri Antoniadis, ∗Ibrahim Elfadel, Duane Boning
Massachusetts Institute of Technology,∗Masdar Institute of Science and Technology
Email: {yul09, lanwei}@mit.edu, daa@mtl.mit.edu,ielfadel@masdar.ac.ae,boning@mtl.mit.edu
Abstract—In this paper, the statistical characterization of the
ultra-compact Virtual Source (VS) MOSFET model is developed
for the first time. The characterization uses a statistical extraction
technique based on the backward propagation of variance (BPV)
with variability parameters derived directly from the nominal
VS model. The resulting statistical VS model is extensively
validated using Monte Carlo simulations, and the statistical
distributions of several figures of merits for logic and memory
cells are compared with those of a BSIM model from a 40-
nm CMOS industrial design kit. The comparisons show almost
identical distributions with distinct run time advantages for
the statistical VS model. Additional simulations show that the
statistical VS model accurately captures non-Gaussian features
that are important for low-power designs.
I. INTRODUCTION
Continued scaling of CMOS technology has introduced
increased variations of process and design parameters, which
profoundly affect all aspects of circuit performance [1]. While
statistical modeling addresses the need for high product yield
and performance, it inevitably increases the cost of compu-
tation. This problem is further exacerbated as future digital
design becomes larger and more complex. Therefore, the sim-
plicity of device models is a key factor in effective statistical
design flows. Current compact transistor models consist of a
large number of parameters and complex equations which do
capture many (if not all) of the physical short-channel effects,
but significantly slow down the simulation speed [2]. A distinct
benefit of the ultra compact, charge-based statistical virtual
source (VS) MOSFET model is that it directly addresses both
the complexity and simulation problems of statistical circuit
analysis for nanoscale CMOS devices [3] [4]. Indeed, it pro-
vides a simple, physics-based description of carrier transport
in modern short-channel MOSFETs along with the capability
of mapping the variability characterization in device behavior
onto a limited number of underlying model parameters, which
in turn enables the efficient prediction of variations in circuit
performance.
The core of the ultra compact VS model is a simple
physical description of channel minority carrier charges at
the virtual source. It essentially substitutes the quasi-ballistic
carrier transport concept for the concept of drift-diffusion with
velocity-saturation. In doing so, it achieves excellent accuracy
for the I-V and C-V characteristics of the device throughout
the various domains of circuits operation. The number of
parameters needed is considerably fewer (11 for DC and
24 in total) than in conventional models. Unlike the purely
empirical ultra compact models based on the alpha-power law
whose main goal is to maximize the timing accuracy of an
inverter [5], the VS model is physics-based and capable of
closely tracking process parameter variations while achieving
better timing accuracy than [5] using a similar number of
parameters.
In this paper, we present the first derivation and validation
of the statistical VS model. The development of the model
is centered on a second-order statistical extraction technique
called the Backward Propagation of Variance (BPV) [6].
Although this is performed for the nominal Vdd, the resulting
statistical model is valid over a whole range of Vdd’s, thus
enabling the efficient analysis of power-delay tradeoffs in the
presence of parameter validations.
The method we describe in this paper is applied to char-
acterize the within-die (i.e., geometry-dependent) variability
component due to manufacturing variations. It is well known
that for the deeply-scaled technologies (65-nm CMOS and
beyond), where the VS model is most appropriate, within-
die variations can dominate inter-die (i.e., global) variations.
However, the general idea of BPV could be applied to inter-
die variation as well, and the fluctuation in each electrical
performance metric may be extracted using (1)
σ2inter−die = σ
2
total − σ2within−die (1)
II. VIRTUAL SOURCE CHARGE-BASED COMPACT MODEL
A. Review of the VS Model Equations
The core concept of the Virtual Source (VS) compact model
is that as the MOSFET operation in saturation approaches the
ballistic limit, the virtual source velocity vxo becomes inde-
pendent of Vds except for the drain-induced barrier lowering
(DIBL) effects. This behavior is to be contrasted with the
drift-diffusion transport model where the velocity is directly
proportional to the electrical field E and becomes saturated as
the electrical field E passes beyond a critical value.
In saturation, the drain current ID is calculated as the
product of the charge areal density Qixo and the channel-
injected carrier velocity vxo at the virtual source
ID = Fs ·Qixo · vxo (2)
The function Fs is to account for non-saturation and provides
continuity across all regions of operation
Fs =
Vds/Vdsat
(1 + (Vds/Vdsat)β)1/β
(3)
A comparison of IV characteristics between the VS model
and a BSIM4 model from a 40-nm bulk CMOS industrial
design kit is shown in Fig. 1. 
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Fig. 1. VS model fitting for NMOS with data from a 40-nm BSIM4
industrial design kit. The channel width is 300nm.
B. Parameter Variations in VS Model
To support statistical circuit simulation, the measured IV
and CV statistics need to be converted into variations of
a complete set of independent VS model parameters. For
modern MOSFETs, the primary sources of within-die vari-
ations include random dopant fluctuation (RDF), line-edge
roughness (LER) and oxide thickness fluctuation (OTF) as well
as local fluctuations of mechanical stress [7]. To maintain the
simplicity of the statistical VS model, we relate most of its
parameters directly to standard device measurements rather
than to manufacturing process parameters. The VS model
parameters used for statistical modeling are listed in Table I.
TABLE I
VS MODEL PARAMETERS LIST
Source Model Parameter Description
LER Leff (nm) Effective channel length
LER Weff (nm) Effective channel width
RDF VT0 Zero-bias threshold voltage
OTF Cinv(µF/cm2) Effective gate-to-channel
capacitance per unit area
Stress µ(cm2/V · s) Carrier mobility
Stress vxo(cm/s) Virtual source velocity
In the VS model, the threshold voltage is modeled as
VT = VT0 − δ(Leff )VDS (4)
where δ(Leff ) is the Leff -dependent DIBL coefficient [3].
The threshold voltage variation in Table I is determined by
the variations in implantation energy and dose as well as
fluctuations in substrate doping. These effects are modeled
through variation in VT0 while length-dependent threshold
voltage variation is captured through variation in δ(Leff ).
Note that VT0 has a weak dependency on Leff over the
range considered here thus its effect is negligible. A special
feature of the VS model is that vxo is independent of the bias
voltages. Previous work has shown that the relative change in
virtual source velocity is related to the change in mobility [8].
According to [9], vxo also has a dependency on δ(Leff ).
Therefore variation on Leff also has an impact on vxo. In the
VS model, both effects are described using an approximation
for the sensitivity of vxo with respect to µ and δ(Leff ) as
shown in the following expression:
∆vxo
vxo
= [α+(1−B)(1−α+γ)]∆µ
µ
+
∂vxo
vxo∂δ(Leff )
∆δ(Leff )
(5)
Here α ≈ 0.5 and γ ≈ 0.45 are both fitting indices to a power
law and B is the ballistic efficiency given by the expression
B = λ/(λ+ 2l) (6)
where λ is the mean free path and l is the critical length for
backscattering to the source at nominal Leff . An approximate
value for ∂vxovxo∂δ(Leff ) in the targeted technology is 2.
III. STATISTICAL EXTRACTION METHOD
A well-characterized nominal VS model is the foundation of
variability analysis. The nominal values of important effects,
such as DIBL, mobility and virtual source velocity are critical
for determining the model sensitivity to parameter variations.
The basis for mismatch modeling was proposed in [10]. For
local variation, the fluctuations in the observed variation of
parameters have a uniform area dependency
σ2p
p2
∝ 1
LW
(7)
where the subscript p represents a process parameter such
as effective channel length and width, channel dopant con-
centration, mobility, and effective gate-to-channel capacitance
per unit area. For local mismatch, we have σL = σLeff
and σW = σWeff and a complete equation considering the
geometric dependence of each parameter is

σVT0
σL
σW
σµ
σCinv
 = [α1 α2 α3 α4 α5]

1√
WL√
L
W√
W
L
1√
WL
1√
WL

(8)
The ultimate goal of this statistical modeling is to extract a
group of α1−5 that is appropriate for all transistor geometries
and that match the statistical circuit performance. The mis-
match variances of pj cannot be characterized directly from
measurement or device simulations. Instead, variations σei
(i = 1, 2, ...,m) of electrical performance parameters (e.g.,
Idsat, Ioff , etc.) are measured under different geometry and
bias conditions and the σpj are calculated from backward
propagation of variance (BPV) [6] according to the formula
σ2ei =
n∑
j=1
(
∂ei
∂pj
)2σ2pj + 2
n∑
k>j
n∑
j=1
rjk
∂2ei
∂pj∂pk
σpjσpk (8)
Here rjk is the correlation coefficient between pj and pk.
Equation (8) assumes Gaussian distributions for both groups

 σ
2
Idsat
− (∂Idsat∂Cinv )2σ2Cinv
σ2log10Ioff − (
∂log10Ioff
∂Cinv
)2σ2Cinv
σ2Cgg@Vg − (
∂Cgg@Vg
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of {ei} and {pj}. This assumption requires a careful selection
of both {ei} and {pj}. In our work and unlike the statistical
modeling approach of [6], ei is not applicable for all bias
conditions. Bias conditions such as Id at the transition region
between linear and saturation, or Ioff do not strictly follow
a Gaussian distribution. It follows that such conditions do not
result in suitable ei parameters. In this work, the ei are selected
to be Idsat, log10Ioff and Cgg@Vdd.
The accuracy of Equation (8) hinges on the validity of
approximating the electrical performance parameters as linear
functions of the process parameters. We have found that such
linear approximation is sufficiently accurate to extract σpj .
If we further assume pj and pk for any j 6= k are
independent, (8) can be simplified as
σ2ei =
n∑
j=1
(
∂ei
∂pj
)2σ2pj (9)
A system of linear equations is set up after stacking a group
of equations with different transistor sizes, as is shown in (10).
The sensitivity matrix in (10) is calculated from SPICE simu-
lation using VS model. To ensure the independence of pj’s as
required by (9), the virtual source velocity is not considered as
a separate variation parameter in Equation (10) since its effect
has been captured in the variation of Leff and µ. Also, silicon
dioxide films are created with a thermal oxidation process
which historically has been extremely tightly controlled [11]
with the σ variation of Cinv being less than 0.5% in our
case. Because the BPV process tends to overestimate variation
in tightly controlled process parameters, we directly measure
Cinv through the oxide thickness, as suggested in [12].
Since the primary intrinsic mismatch corresponding to gate
length and width variation is due to line edge roughness
(LER), which is caused by etching and sub-wavelength photo-
lithographic process, it is reasonable to assume same rough-
ness for both length and width. Therefore an empirical rela-
tionship α2 = α3 (σL/σW = L/W ) is assumed to further
reduce the unknown parameters in (10). A good match to data
is achieved (α2/α3 = 0.95− 0.99 under different geometries)
in a 40-nm CMOS technology.
α1−4 are solved separately using individual transistor with-
out using (8) or solved together using transistors with different
geometries through a least square fit. Less than 10% difference
between the two methods is observed, as shown in Fig. 2.
The solution given by solving the stacked equations with
different geometries provides a more consistent and scalable
result across these geometries.
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Fig. 2. Relative error in σVT0 , σLeff and σWeff between solving (10)
individually and together
IV. VERIFICATION
To validate the accuracy of the VS statistical model as well
as the statistical extraction method, we implement it using
Verilog-A under the Cadence Virtuoso Design Environment.
The method described in Section III was applied to charac-
terize the SPICE-level benchmark circuit statistics of a 40-
nm bulk CMOS technology. Although the BPV method is
applicable to measurement data, here we have employed a
BSIM based industrial design kit to validate the proposed VS
statistical model. The benchmark circuits include both digital
(standard cell library and D flip-flop) and analog circuits
(SRAM). Monte-Carlo simulations were run by randomly
generating samples of each process parameter based on the
independent Gaussian distributions extracted from Sec. III.
Various Monte Carlo simulations were performed, including
several geometries of MOSFETs and different electrical tests
(IV and CV). The sample sizes are more than 1000 to
characterize the statistical variation and correlation for ei. The
extracted parameter statistics α1−5 are listed in Table II.
TABLE II
EXTRACTED STANDARD DEVIATION COEFFICIENT USING THE BPV
METHOD
NMOS PMOS
α1 (V · nm) 2.3 2.86
α2 (nm) 3.71 3.66
α3 (nm) 3.71 3.66
α4 (nm · cm2/V · s) 944 781
α5 (nm · µF 2/cm2) 0.29 0.81
A. Validation of Device Variability
The percentage differences of σ/µ for Idsat mismatch and
the underlying process parameter contributions are shown in
Fig. 3. Compared with previous results in a similar tech-
nology [13], we observe a similar extracted σVT0/µVT0 and
σLeff /µLeff but smaller σµ/µµ in the VS model. The latter
result is due to the fact that in the context of VS model,
mobility and virtual source velocity have meanings that differ
with those of [13]. Table III shows Monte Carlo simulation
results for both Idsat and log10Ioff for various transistor
sizes and a comparison between the VS and an industrial
statistical BSIM model. The simulated variation shows good
matching between the VS and BSIM models, thus confirming
the accuracy of our statistical VS model and the correctness
of the BPV extraction procedure.
8/22/2012 5 Li Yu, 
0 500 1000 1500
0
0.01
0.02
0.03
0.04
0.05
0.06
0.07
0.08
0.09
I
d
 and the underlying process parameter contributions for L=40nm
Width (nm)
S
ta
n
d
a
rd
 D
e
v
ia
tio
n
 [
%
 d
iff
e
re
n
c
e
]
 
 
(I
d
)
(V
tho
)
(L
g
) & (W)
()
(C
g
)
Fig. 3. Idsat mismatch and the underlying process parameter contributions
for L = 40nm.
TABLE III
STANDARD DEVIATION OF THE VS MONTE-CARLO SIMULATION
COMPARED WITH INDUSTRIAL MODEL
Device (W/L nm) NMOS PMOS
ei BSIM σ VS σ BSIM σ VS σ Unit
Wide Idsat 33.1 32.7 21.6 21.7 uA
(1500/40) log10Ioff 0.13 0.13 0.15 0.15
Medium Idsat 20.2 19.9 14.8 14.8 uA
(600/40) log10Ioff 0.17 0.17 0.24 0.23
Short Idsat 8.7 8.8 6.95 6.86 uA
(120/40) log10Ioff 0.33 0.33 0.49 0.47
Idsat and log10Ioff bivariate scatter plots for BSIM model
and 1σ, 2σ and 3σ confidence ellipses for both VS and BSIM
model are shown in Fig. 4. Note that in the statistical VS
model, the generated variation parameters Leff , VT0, and µ
are non-correlated. This behavior confirms that the Idsat and
log10Ioff variations are fully decoupled during the statistical
extraction procedure.
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Fig. 4. Comparison of 1000 Monte Carlo simulation results for medium
device (W/L = 600nm/40nm) between VS and BSIM statistical model.
1σ, 2σ and 3σ confidence ellipses for both model are also shown. The solid
box represents ±3σ limits for each variable from the BSIM model.
B. Statistical Validation Using Benchmark Circuits
We have performed statistical experiments on both the
BSIM model and the VS model using a set benchmark circuits,
including standard library logic cells (INV, NAND2, DFF, etc.)
and an SRAM cell.
Our first standard cell is a fanout-of-3 static INV gate having
the geometries: 1×, 2× and 4×. For each of BSIM and VS,
2500 Monte Carlo simulations have been run to generate delay
probability density functions as shown in Fig. 5. The Vdd in
all cases is 0.9V which is the standard supply voltage for this
particular technology. Delay variations generated from both
models follow a Gaussian distribution. Excellent matching
is achieved across a wide range of transistor sizes, which
confirms that the geometric dependencies of the VS variation
are well characterized. It is important to note that our statistical
extraction procedure remains valid regardless of the specific
functional dependence of the variations on device geometry.
Not only does the VS statistical model enable the characteri-
zation of the impact of variability in Leff , VT0, etc. on timing,
but also it may be used to predict the distribution of frequency,
leakage power, and even parametric yield, as is shown in Fig.
6. The leakage-frequency scatter plots, as well as mean and
standard deviations predicted by the BSIM and VS models are
almost identical. In both cases, the total spread of leakage is as
much as 37×. The impact of within-die variation on frequency
variation is 45% and 50% of the mean frequency for BSIM
and VS model, respectively.
Our second standard cell is a fanout-of-3 static NAND2 gate
operating under a Vdd of 0.9V , 0.7V and 0.55V . Although
Delay probability density for INV with 
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Fig. 5. Delay probability density comparison between BSIM and VS models
for an INV gate (fanout of 3) with different sizes.Leakage V.S. frequency INV (load=3) 
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Fig. 6. Scatter plot generated by 5000 Monte Carlo samples showing the
distribution of the total circuit leakage versus frequency (1/delay) for an INV
gate (fanout of 3) in (a) BSIM model, and (b) VS model.
power consumption decreases with supply voltage, local vari-
ations increase significantly, and as a result parametric yield
is decreased. Even worse, the probability density of the delay
becomes highly non-Gaussian at low supply voltage, and as
a result, the application of statistical static timing analysis
(SSTA) becomes more difficult [14]. Although all variation
parameters in the VS model are assumed to be independent
Gaussian variables, the non-Gaussian property of the delay
distribution is correctly captured, as is shown in Fig. 7. The
quantile-quantile plot for delay variation starts to deviate from
a linear relationship when Vdd = 0.7V , and the non-linearity
becomes pronounced at Vdd = 0.55V . In both cases, the
VS prediction shows a good match with the BSIM model at
the 3σ scale. Unlike the PSP model [15] where variances of
extra electrical performance parameters have to be added to
match the variance at different Vgs, no extra statistical fitting
is needed in the VS model to adjust timing distributions in
case dynamic voltage scaling is used.
After verifying the approach on combinational logic cells,
we now extend it to perform setup and hold time analysis on
a D flip-flop. The schematic of the benchmark master-slave
register is shown in Fig. 8 (a). Fig. 8 (b) shows a typical timing
path for setup/hold analysis. Considering statistical variations,
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Fig. 7. Delay probability density comparison between BSIM and VS model
for an NAND2 gate (fanout of 3) with a supply voltage of (a)0.9V , (b)0.7V
and (c)0.55V . The quantile-quantile plot for delay variation under each supply
voltage in (d)0.9V , (e)0.7V and (f)0.55V shows a strongly nonlinear pattern
in low power application.
the hold and setup constraints are:
t1 − t2 > Thold (11)
t1 − t2 < Tclk − Tsetup (12)
where the Tclk is the clock period for the design. The PDF’s
for setup/hold time for the registers simulated from VS model
and BSIM models are shown in Fig. 8 (c). One important
note is that the characterization of the setup/hold time requires
about 20 times more SPICE simulations than those of a
combinational cell having the same number of transistors. This
is because the setup/hold time can only be measured indirectly
by varying clock to input signal delay. The ultra compact VS
model plays a more important role in this case where tens of
thousands of SPICE simulations are required.
The last circuit in our validation is a 6T SRAM cell, which
is known to be highly sensitive to within-die variations, as
shown in Fig. 9. The N/P sizes are 150nm/40nm. Both the
VS and BSIM models are employed to simulate the variability
in SRAM READ and HOLD Static Noise Margin (SNM). The
characteristic butterfly patterns generated with the statistical
VS model are shown in Fig. 9 (a) and (d), for READ and
HOLD, respectively. The SNM comparisons between the two
models for READ and HOLD are shown in Fig. 9 (b) and
(e). Even with this highly sensitive analog circuit, the ultra
compact statistical VS model provides an excellent match
to the “golden” BSIM model. In Fig. 9 (f), the quantile-
quantile plot for SRAM HOLD SNR using both models shows
a slightly non-Gaussian distribution.
Finally, the runtime speedup of the VS model (Verilog-
A) with respect to BSIM4 (C code) is shown in Table IV.
We notice a 4.2× speedup and 8.7× reduction in memory
usage. These favorable results can be further improved using
an optimized C code implementation of the VS model in line
with the optimized C code used for BSIM4.
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circuit (a) with 250 Monte Carlo runs.
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Fig. 9. 2500 Monte Carlo simulation for a 6T SRAM cell; (a) butterfly
pattern from VS model in static READ mode; (b) probability density for
SRAM READ static noise margin (SNR); (c) schematic of the 6-T SRAM;
(d) butterfly pattern from VS model in static HOLD mode;(e) probability
density for SRAM HOLD SNR; and (f) quantile-quantile plot for SRAM
HOLD SNR.
TABLE IV
SPEED AND MEMORY COMPARISON FOR MONTE CARLO SIMULATION
BETWEEN VS (IN VERILIG-A CODE) AND BSIM4 MODEL (IN C CODE)
VS BSIM 4
Cell Sim. Sample Runtime Memory Runtime Memory
NAND2 Tran 2000 225s 14.9M 855s 126M
DFF Tran 250 3.86ks 23.2M 13.5ks 157M
SRAM AC 2000 405s 17M 2.15ks 187M
V. CONCLUSION
In this paper, we have described the first statistical ex-
tension of the ultra-compact Virtual Source (VS) MOSFET
model. The derivation of the statistical model is based on
the backward propagation of variance (BPV), and nanometer-
regime variation sources are mapped onto independent VS
model parameters. The statistical VS model is validated in
reference to a “golden” 40nm BSIM model using extensive
Monte Carlo runs. The model shows that accurate statistical
modeling with a small number of statistical parameters is
possible due to the solid physical basis of the VS model.
The ultra compact statistical VS model is powerful enough to
accurately capture the non-Gaussian features of circuit timing
in low-power designs as well as the non-Gaussian distributions
of noise margins in highly-sensitive SRAM cells.
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